

XP3N1R7P


Halogen-Free Product



N-CHANNEL ENHANCEMENT MODE

POWER MOSFET


- ▼ 100% R_g & UIS Test
- ▼ Simple Drive Requirement
- ▼ Fast Switching Characteristic
- ▼ RoHS Compliant & Halogen-Free



BV _{DSS}	30V
R _{DS(ON)}	1.7mΩ
I _D ⁴	120A

Description

XP3N1R7 series are innovated design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.



The TO-220 package is widely preferred for all commercial-industrial through hole applications. The low thermal resistance and low package cost contribute to the worldwide popular package.

Absolute Maximum Ratings @T_j=25°C (unless otherwise specified)

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	30	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V ⁴ (Silicon Limited)	189	A
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V ⁴ (Silicon Limited)	120	A
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V ⁴ (Package Limited)	120	A
I _{DM}	Pulsed Drain Current ¹	720	A
P _D @T _C =25°C	Total Power Dissipation	96.1	W
P _D @T _A =25°C	Total Power Dissipation	2	W
E _{AS}	Single Pulse Avalanche Energy ³	245	mJ
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
R _{thj-c}	Maximum Thermal Resistance, Junction-case	1.3	°C/W
R _{thj-a}	Maximum Thermal Resistance, Junction-ambient	62	°C/W

Electrical Characteristics @T_J=25°C (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	-	-	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =40A	-	-	1.7	mΩ
		V _{GS} =4.5V, I _D =30A	-	-	2.4	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	1	-	3	V
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =40A	-	212	-	S
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V	-	-	10	uA
I _{GSS}	Gate-Source Leakage	V _{GS} = +20V, V _{DS} =0V	-	-	+0.1	uA
Q _g (V _{GS} =10V)	Total Gate Charge ⁵	I _D =40A V _{DS} =15V	-	178	285	nC
Q _g (V _{GS} =4.5V)	Total Gate Charge ⁵		-	90	144	nC
Q _{gs}	Gate-Source Charge ⁵		-	24	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge ⁵		-	44	-	nC
t _{d(on)}	Turn-on Delay Time ⁵	V _{DS} =15V	-	16	-	ns
t _r	Rise Time ⁵	I _D =40A	-	67	-	ns
t _{d(off)}	Turn-off Delay Time ⁵	R _G =3.3Ω	-	114	-	ns
t _f	Fall Time ⁵	V _{GS} =10V	-	133	-	ns
C _{iss}	Input Capacitance ⁵	V _{GS} =0V	-	7900	12640	pF
C _{oss}	Output Capacitance ⁵	V _{DS} =15V	-	1340	-	pF
C _{rss}	Reverse Transfer Capacitance ⁵	f=1.0MHz	-	780	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.2	2.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =40A, V _{GS} =0V	-	-	1.2	V
t _{rr}	Reverse Recovery Time ⁵	I _S =40A, V _{GS} =0V, dI/dt=100A/μs	-	36	-	ns
Q _{rr}	Reverse Recovery Charge ⁵		-	26	-	nC

Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Starting T_J=25°C , V_{DD}=30V , L=0.1mH , R_G=25Ω , V_{GS}=10V , I_{AS}=70A
- 4.Package limitation current is 120A .
- 5.Guaranteed by design.
- 6.These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150°C.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT, AUTOMOTIVE OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

YAGEO XSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

YAGEO XSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area⁶




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Single Pulse Power Dissipation




Fig 13. Typ. Drain-Source on State Resistance




Fig 14. Total Power Dissipation




Fig 15. Transfer Characteristics






Fig 16. Normalized BV_{DSS} v.s. Junction Temperature

MARKING INFORMATION



Package Outline : TO-220



SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	4.20	4.50	4.80
b	0.60	0.80	1.00
b1	1.10	1.38	1.80
c	0.30	0.48	0.65
c1	1.10	1.30	1.50
E	9.70	10.00	10.40
E1	7.40	8.30	9.20
e	2.54 (ref.)		
L	12.70	13.60	14.50
L1	2.50	2.75	3.00
L2	1.00	1.40	1.80
L3	2.60	3.35	4.10
L4	14.30	15.15	16.00
L5	6.00	6.40	6.80
ϕ	3.40	3.70	4.00
D	8.30	8.85	9.40
F	1.20	1.41	1.85
G	2.20	2.60	3.00
E2	—	—	11.50

Note:

- 1.All Dimensions Are in Millimeters.
- 2.Dimension Does Not Include Mold Protrusions.
3. Thermal PAD and Pin contour is for reference, it may has little difference by option.

TO-220 FOOTPRINT :

